Silicon Metrics
Cadence
hp
Click here for EDAToolsCafe Click here for EDAToolsCafe Click here for Internet Business Systems Click here for Hewlett Packard Click here for EDAToolsCafe
Search:
  Home | EDAVision | Companies | Downloads | Interviews | Forums | News | Resources |  ItZnewz  | | PCBCafe
  Check Mail | Submit Material | Universities | Books & Courses | Events | Membership | Fun Stuff | Advertise |
 Browse eCatalog:  Subscribe to EDA Daily News
eCatalogAsic & ICPCBFPGADesign ServicesHardwareSIP
Email: 
 EDAToolsCafe 

Printer Friendly Version

Zenasis Technologies Joins Cadence Connections Program

Hybrid Optimization Enables Cadence Users to Increase Performance of ASICs, ASSPs

CAMPBELL, Calif.--(BUSINESS WIRE)--Aug. 7, 2002--Zenasis Technologies, Inc., an electronic design automation (EDA) company delivering next-generation integrated circuit (IC) optimization software, today became a member of the Cadence Design Systems, Inc. (NYSE:CDN - News) Connections® Program. The third-party software program helps enable a tight level of interoperability between software tools.

ng-off power and area," notes Ravi Ravikumar, Zenasis' director of marketing. "The Connections Program is helping us ensure a smooth working design flow for our mutual customers."

While physical optimization operates at the placed-gate level using a fixed library of cells, Zenasis' hybrid optimization operates simultaneously at the placed-gate and transistor levels to achieve the target design metrics. It identifies logic clusters and implements each as a design-specific cell. Hybrid optimization results in fewer levels of logic, and reduced transistor, cell and wire counts, enabling users to improve design performance without the penalty of increased power, or area. In addition, improved routing congestion enables better handling of signal-integrity issues.

"Zenasis has developed a new design optimization technology that will be valuable to our performance-hungry customer base," adds Pat Dutrow, marketing director of the Cadence Connections Program. "We welcome it into the Cadence Connections Program."

About Zenasis Technologies, Inc.

Zenasis Technologies, Inc. is an electronic design automation (EDA) company delivering next-generation integrated circuit (IC) design optimization technology for cell-based design. Its context-specific "hybrid optimization" operates at the gate and transistor levels for a given design placement, and empowers designers to simultaneously improve performance, power, area, signal integrity and routing. The Zenasis team has a mix of experience in EDA, semiconductor and high-performance design industries. Founded in 2000, it has received $8.5 million in financing led by Sigma Partners. Corporate headquarters is located at: 1671 Dell Ave., Suite 206, Campbell, Calif., 95008. Telephone: (408) 364-2002. Facsimile: (408) 364-2236. Email: info@zenasis.com. On-line information is found at its website: http://www.zenasis.com.

About Cadence Connections Program

Cadence provides Connections members access to software and application notes, enabling tight tool interoperability with third-party software tools. The program provides tool integration in the areas of analog/mixed-signal, integrated circuit, board design, and logic verification. More information about the Connections Program may be obtained at www.connectionsprogram.com.

Zen is a trademark of Zenasis Technologies, Inc. Zenasis acknowledges trademarks or registered trademarks of other organizations for their respective products and services.


Contact:
     Public Relations for Zenasis Technologies
     Nanette Collins, 617/437-1822
     nanette@nvc.com

http://www.mentor.com/dsm/
http://www.mentor.com/fpga/
http://www.mentor.com/dft/
http://www.mentor.com/pcb/
http://www.mentor.com/seamless/


Click here for Internet Business Systems Copyright 2002, Internet Business Systems, Inc.
1-888-44-WEB-44 --- marketing@ibsystems.com